doi:

DOI: 10.3724/SP.J.1089.2010.11074

Journal of Computer-Aided Design & Computer Graphics (计算机辅助设计与图形学学报) 2010/22:9 PP.1449-1454

A Sequential Re-Synthesis Algorithm Based on Slack Parameters


Abstract:
In order to improve the efficiency of area optimization of re-synthesis algorithm by using slack in sequential circuits, the concept of slack is expanded, decision rules based on slack parameters are made, restriction on the scope of the mapping is broken by local retiming and the requirement of clock cycle is guaranteed by global retiming. Experimental results show that the proposed algorithm is efficient.

Key words:slack,sequential circuits,Boolean satisfiability,retiming

ReleaseDate:2014-07-21 15:25:46



[1] Cong J, Ding Y. Flowmap: an optimal technology mapping algorithm for delay optimization in lookup-table-based FPGA designs[J]. IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems, 1994, 13(1): 1-12

[2] Farrahi A H, Sarrafzadeh M. Complexity of the lookup-table minimization problem for FPGA technology mapping[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, 13(11): 1319-1332

[3] Cong J, Wu C, Ding Y Z. Cut ranking and pruning: enabling a general and efficient FPGA mapping solution[C]// Proceedings of the 7th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, 1999: 29-35

[4] Manohararajah V, Brown S D, Vranesic Z G. Heuristics for area minimization in LUT-based FPGA technology mapping[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(11): 2331-2340

[5] Chen D M, Cong J. DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs[C]// Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, 2004: 752-759

[6] Zhang Ming, Wen Yujie, Tong Jiarong. LUT-based FPGA technology mapping: a simulated annealing approach[J]. Journal of Fudan University: Natural Science, 2005, 44(6): 951-955 (in Chinese) (张 明, 温宇杰, 童家榕. 一种基于模拟退火的LUT结构FPGA工艺映射算法[J]. 复旦学报: 自然科学版, 2005, 44(6): 951-955)

[7] Ling A, Singh D P, Brown S D. FPGA technology mapping: a study of optimality[C]// Proceedings of the 42nd Annual Design Automation Conference, Anaheim, 2005: 427-432

[8] Cong J, Minkovich K. Improved SAT-based Boolean matching using implicants for LUT-based FPGAs[C]// Proceedings of the 15th ACM-SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, 2007: 139-147

[9] Hu Y, Shih V, Majumdar R,et al. FPGA area reduction by multi-output function based sequential resynthesis[C]// Proceedings of the 45th Annual Design Automation Conference, Anaheim, 2008: 24-29

[10] Mishchenko A, Cho S, Chatterjee S,et al. Combinational and sequential mapping with priority cuts[C]// Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, 2007: 354-361

PDF