doi:

DOI: 10.3724/SP.J.1089.2010.11144

Journal of Computer-Aided Design & Computer Graphics (计算机辅助设计与图形学学报) 2010/22:9 PP.1421-1427

Reducing Test Power Dissipation with Novel Power Gating Implementation


Abstract:
To reduce dynamic power and static power in the shift process of test procedure, a novel power gating implementation scheme is proposed. During placement phase of backend design, the registers are placed together based on the location of clock gating cells so as to physically isolate with the combinational logic. After that, power-ground network is tailored under the requirements of power gating cells. At last, the difficulties of providing separate power supply for registers and combinational logic circuits are resolved. The evaluation results on Godson-3 floating-point fused multiply-add block show that around 45% of the test power can be reduced with some penalties of area increase and no performance and test coverage degradation occurs. Moreover, it can be easily integrated into the mainstream design method.

Key words:test power,power gating,design for test,VLSI

ReleaseDate:2014-07-21 15:25:54



[1] Girard P. Survey of low-power testing of VLSI circuits[J]. IEEE Design & Test of Computers, 2002, 19(3): 80-90

[2] Xu J, Li X K. Efficient physical design methodology for reducing test power dissipation of scan-based designs[C]// Proceedings of IEEE International Conference on Networking, Architecture, and Storage, Zhang Jia Jie, 2009: 365-370

[3] Rosinger P M, AL-Hashimi B M, Nicolici N. Scan architecture for shift and capture cycle power reduction[C]// Proceedings of the 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Vancouver, 2002: 129-137

[4] Girard P, Landrault C, Pravossoudovitch S,et al. Reducing power consumption during test application by test vector ordering[C]// Proceedings of the IEEE International Symposium on Circuit and System, Monterey, 1998: 296-299

[5] Fang Hao, Song Xiaodi, Cheng Xu. Improve test compression ratio and reduce test power of EFDR codes by scan chain reconfiguration[J]. Journal of Computer-Aided Design & Computer Graphics, 2009, 21(9): 1290-1297 (in Chinese) (方 昊, 宋晓迪, 程 旭. 用扫描链重构来提高EFDR编码的测试压缩率和降低测试功耗[J]. 计算机辅助设计与图形学学报, 2009, 21(9): 1290-1297)

[6] Wang Wei, Han Yinhe, Hu Yu,et al. An effective low-power scan architecture-PowerCut[J]. Journal of Computer Research and Development, 2007, 44(3): 473-478 (in Chinese) (王 伟, 韩银和, 胡 瑜, 等. 一种有效的低功耗扫描测试结构——PowerCut[J]. 计算机研究与发展, 2007, 44(3): 473-478)

[7] Shah M. Efficient scan-based BIST scheme for low power testing of VLSI chips[C]// Proceedings of International Symposium on Low Power Electronics and Design, Tegernsee, 2006: 376-381

[8] Bhunia S, Mahmoodi H, Ghosh D,et al, Low-power scan design using first-level supply gating[J]. IEEE Transactions on Very Large Scale Integration Systems, 2005, 13(3): 384-395

[9] Narendra S G, Chandrakasan A. Leakage in nanometer CMOS technologies[OL]. [2009-11-02] http://web.cecs.pdx.edu/~siva/documents/TOC.pdf

[10] Jiang H L, Marek-Sadowska M, Nassif S R. Benefits and costs of power-gating technique[C]// Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors, San Jose, 2005: 559-566

[11] Shi K J, Li J S. A wakeup rush current and charge-up time analysis method for programmable power-gating designs[C]// Proceedings of IEEE International Conference on SoC, Hsin Chu, 2007: 163-165

[12] Kim H O, Shin Y, Kim H,et al. Physical design methodology of power gating circuits for standard-cell-based design[C]// Proceedings of the 43rd ACM/IEEE Design Automation Conference, San Francisco, 2006: 109-112

[13] Calhoun B H, Honore F A, Chandrakasan A. Design methodology for fine-grained leakage control in MTCMOS[C]// Proceedings of International Symposium on Low Power Electronic and Design, Austin, 2003: 104-109

[14] Hu Z G, Buyuktosunoglu A, Srinvasan V,et al. Microarchitectural techniques for power gating of execution units[C]// Proceedings of International Symposium on Low Power Electronic and Design, Newport, 2004: 32-37

[15] Hu W W, Wang J, Gao X,et al. Godson-3: a scalable multicore RISC processor with X86 emulation[J]. IEEE Micro, 2009, 29(2): 17-29

[16] Mutoh S, Shigematsu S, Gotoh Y,et al. Design method of MTCMOS power switch for low-voltage high-speed LSIs[C]// Proceedings of Asia and South Pacific Design Automation Conference, Hong Kong, 1999: 113-116

[17] Qi Z C, Guo Q, Zhang G,et al. Design of low-cost high-performance floating-point fused multiply-add with reduced power[C]// Proceedings of the 22nd International Very Large Scale Integrated Design, New Delhi, 2009: 206-211

PDF